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Extremely compact layout and cir-
cuit design techniques have been applied to com-
mercially available Si/SiGe hetero bipolar transistor
(HBT) MMIC technology. An ultra compact voltage
controlled oscillator with a high output power has been
realized, addressing the ISM band at 24 GHz. Ac-
tive reactance concepts have made it possible to realize
the layout of this MMIC on an ultra compact area of
300  300  m. The voltage control has been provided
by a voltage tunable active inductance. To reduce os-
cillator pushing, a cascode buffer has been added. An
output power of +1 dBm at 24 GHz has been achieved.
I. INTRODUCTION
As the cost of analog microwave or millimeter-wave
front-end electronics becomes a major factor at increased
frequencies of operation, the reduction of the chip area
is of prime importance in order to address the low-cost,
consumer-oriented market at elevated frequencies. In [1]
an integrated ultra compact oscillator design at 
based on a Clapp oscillator core [2] has been presented,
where the typically used on-chip spiral inductance has
been replaced by an active inductance.
This work describes a voltage controlled oscillator,
which is based on [1]. The voltage control has been real-
ized by a voltage tunable active inductance. The oscillator
core is followed by a buffer amplifier stage in order to iso-
late the VCO core from the load impedance. The chosen
active component concept has enabled the realization of
the VCO on an ultra compact area of ﬀﬁﬂﬃﬁﬀ m.
II. VCO TOPOLOGY
The VCO core, using an active parallel resonance cir-
cuit, is followed by a cascode buffer amplifier. A buffer
amplifier with a high amplification in the frequency range
of  
!"# to get a high output power level is problematic.
To be able to extract high power out of the oscillator core
without the need for a high amplification stage, a VCO
core with active reactances has been chosen [1].
The used models are a scalable MEXTRAM model for
the transistors (see [3], [4] and [5]) and scalable models
for the passive elements, describing the electrical behavior
of the on-chip transmission lines and capacitances.
A. Active Capacitance
In Figure 1 you can see the detailed circuit schematic
of the active capacitance, which represents the core of a
Clapp-Gouriet circuit. The transistor T1 is the main tran-
sistor, which provides in a certain frequency range a neg-
ative resistance at its base terminal. T2 acts as a current
source. At the collector terminal of T1, the circuit can be
loaded. Negative impedance to the input terminal is gen-
erated by capacitive feedback. The input impedance can
be approximately described by the equation [6]:
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The base-to-emitter capacitance of transistor T1 has to
be taken into account parallel to = 6 . Simulation results
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Figure 1: Schematic of the active capacitance
do provide negative resistance to the input terminal from
>"?@A#BDC
E?@A
. The circuit shows at the operation fre-
quency of F
G ?@#A a positive resistance of about GIH . An
inductance with negative resistance is needed for a posi-
tive loop gain in the oscillator core.
B. Active inductance
The detailed circuit schematic of the tunable active in-
ductance can be seen in Figure 2. T4 is the main transistor,
providing a negative resistance to its emitter terminal. The
active inductance is realized as a modified cascode ampli-
fier with a capacitive feedback loaded at the base of the
transistor T6 in common emitter configuration. The re-
sulting inductive value of this circuit can be controlled by
the potential at the base of transistor T4. Here, the base
potential is set by a simple voltage divider referred to the
tuning voltage JLKNMPOﬀQ .
The first approach to describe the active inductance is
applying the simplest RTSUWV2XZY B\[ model, neglecting ]PQ , ]^ ,
_` and =ba ` , and assuming the transistors T4 and T6 have
the same size. The impedance to the terminal depicted in
Figure 2 is derived as:
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where u , = awv and x are the transconductance of T4
and T6, base-to-emitter capacitance of T6 and transmis-
sion line inductance of the connection of transistor T4 to
y
`z`
, respectively. Here, the circuit acts as an inductance
for {"= a|v\}
6
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p . Especially for the active inductance lay-
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Figure 2: Schematic of the tunable active inductance
out parasitics have to be modeled and taken into account
accurately. Because of the large signal operation condi-
tion, the small signal approach can not describe the whole
characteristics of the circuit. A large signal analysis like
harmonic balance takes into account the nonlinearities in
the transistors, from which the negative resistance of the
circuit can be derived to about ~# .
C. Cascode topology buffer amplifier
The input impedance of the cascode buffer ampli-
fier shown in Figure 3 is power matched to the output
impedance of the active capacitance. The transistor T9
is connected to the supply voltage via an external bias-T.
The simulated power gain of the implemented buffer am-
plifier at  
!I is !WL .
D. VCO Schematic
The circuit diagram of the VCO is completed by con-
necting the output terminal of the tunable active induc-
tance via an on-chip DC-block capacitance to the input
terminal of the active capacitance and loading the active
capacitance with the cascode buffer block, which can be
seen in Figure 4.
E. Layout
The chip photography of the realized circuit can be
seen in Figure 5. The application of active reactances in
the VCO design demands accurate knowledge and con-
sideration of parasitic transmission-line-inductances. The
layout process itself is an iterative one. Layout parasitics
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Figure 3: Schematic of the buffer stage in cascode config-
uration
have to be taken into account in the simulation of the cir-
cuit shown in Figure 4. The results of the simulation are
then used to modify the layout of the circuit again.
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Figure 5: Chip photography of the FG ?@A VCO
F. Results
The VCO has been probed on-wafer, applying the core
supply voltage via a needle to the “V z ”-pad and the
controll-voltage on the “V z2O
KN-qŁ ”-pad, respectively. The
output is connected via a coplanar wafer probe and an
external bias-T to the supply voltage. A maximum out-
put power level of B F0 > YLI at FGW  ?@A has been mea-
sured. The total attenuation of the measurement setup1
has been determined to GYL . Therefore the actual output
power can be estimated to  C YLI . An overall current
consumption of ﬁ mA at a supply voltage of L  V has
been determined. The spectral output power can be seen
in Figure 6. The phase noise is Bﬀ YWIP @#A at C  @A
offset from the carrier, measured on wafer. However it is
1ground-signal-ground probe, bias-T, coaxial cable and two intercon-
nects
2
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Figure 4: Schematic of the complete VCO
believed to be dominated by low-frequency pick-up in the
probe needles.
−70
−60
−50
−40
−30
−20
−10
0
23.5 23.6 23.7 23.8 23.9 24.0 24.1 24.2 24.3 24.4
Po
w
er
 / 
(

dB
m
)
Frequency f / (GHz)
RBW=1MHz
Figure 6: Spectral output of the VCO with an output
power of ~# L LI at  
!W # (not corrected for mea-
surement losses)
The results of the frequency respons can be seen in
Figure 7. The control voltage is above the supply voltage
because of the way of biasing the transistor T4 in Figure
2 by a voltage divider. At V `z e
N q !W V the transistor
T4 and at V `z e
N   L  V the transistor T6 of the active
inductance is in a soft-breakdown condition, respectively.
III. CONCLUSION
Using a mature commercially available Si/SiGe HBT
process, an oscillator concept based on the Clapp-Gouriet
circuit with a buffer amplifier has been realized. The in-
ductance in the resonant circuit has been realized as a tun-
able active inductance. The chip area of the VCO was
only ﬁﬀ¡ﬀﬁ m ¢ . This reduction in chip area has been
enabled by the replacement of the spiral inductor by an
active inductance. Therefore high output power can be ex-
tracted out of the oscillator core. An output power level of
4
£LI at  
!I has been determined, addressing the
ISM-Band. In the future, work will concentrate on more
careful phase noise characterization and optimization.
We envision the use of this robust and compact VCO
design in extremely compact and cheap SiGe MMICs, e.g.
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Figure 7: Frequency response of the  !" VCO (not
corrected for measurement losses)
for RFID, simple radar or close-range transponder appli-
cations.
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